JEDEC DDR5 Update Hits 8800Mbps with New PRAC Scheme

JEDEC updates DDR5 standard, introducing PRAC with speeds up to 8800Mbps, enhancing performance and efficiency in memory technology.
JEDEC DDR5 Update Hits 8800Mbps with New PRAC Scheme

Table of Contents

JEDEC_DiskMFR-from-Internet

In 2020, the JEDEC Solid State Technology Association first announced the DDR5 SDRAM standard, with a focus on increasing memory density and frequency. It reached a maximum speed of 6400 Mbps, with a maximum capacity of 2TB for a single LRDIMM and 128GB for UDIMM.

JEDEC DDR Generation

Recently, the JEDEC Solid State Technology Association announced the latest JESD79-5C DDR5 SDRAM standard, aimed at enhancing reliability and security, and further boosting performance for various applications ranging from high-performance servers to emerging technologies like artificial intelligence (AI) and machine learning (ML). The new standard is now available for download from the official website.

DDR4-DDR5-comparison-table-1

In the JESD79-5C DDR5 SDRAM standard, JEDEC introduced an innovative solution to improve DRAM data integrity, called PRAC, which accurately calculates DRAM activation counts at the row granularity level. When PRAC-enabled DRAM detects excessive activations, it will alert the system to pause traffic and take mitigating actions within a specified timeframe. This close coordination between DRAM and the system provides a fundamentally accurate and predictable method for addressing data integrity challenges.

Key features of the JESD79-5C DDR5 SDRAM standard include:

  • Expanding standard timing parameters from 6800 Mbps to 8800 Mbps
  • Extending DRAM core timings and Tx/Rx AC timings to 8800 Mbps, whereas previous versions only supported up to 6400 Mbps timing parameters and up to 7200 Mbps core timings
  • Introducing Self-Refresh Exit Clock Sync to optimize I/O training
  • Incorporating dual-die package (DDP) timings
  • Phasing out Partial Array Self Refresh (PASR) to address security concerns

Mian Quddus, Chairman of the JEDEC Board, expressed his pleasure in the JC-42 Committee’s efforts to advance the DDR5 SDRAM standard, noting that the breakthrough features of JESD79-5C are designed to support the industry’s evolving needs for security, reliability, and performance in various applications.

Related:

  1. Tech Alert: DDR5 and DDR3 Memory Prices on the Rise!
End-of-DiskMFR-blog

Disclaimer: This article is created by the original author. The content of the article represents their personal opinions. Our reposting is for sharing and discussion purposes only and does not imply our endorsement or agreement. If you have any objections, please contact us through the provided channels.

DiskMFR Field Sales Manager - Leo

It’s Leo Zhi. He was born on August 1987. Major in Electronic Engineering & Business English, He is an Enthusiastic professional, a responsible person, and computer hardware & software literate. Proficient in NAND flash products for more than 10 years, critical thinking skills, outstanding leadership, excellent Teamwork, and interpersonal skills.  Understanding customer technical queries and issues, providing initial analysis and solutions. If you have any queries, Please feel free to let me know, Thanks

Please let us know what you require, and you will get our reply within 24 hours.









    Our team will answer your inquiries within 24 hours.
    Your information will be kept strictly confidential.

    • Our team will answer your inquiries within 24 hours.
    • Your information will be kept strictly confidential.

    Let's Have A Chat

    Learn How We Served 100+ Global Device Brands with our Products & Get Free Sample!!!

    Email Popup Background 2